



Date; Mar. 29, 2011

TENTATIVE

TECHNICAL DATA

TX43D90VM0BAA

CONTENTS

No.	Item	Sheet No.	Page
_	COVER	DPBC10000098-1	1-1/1
_	RECORD OF REVISION	DPBC10000098-1	2-1/1
	APPLICATION	DPBC10000098-1	3-1/1
_	DESCRIPTION	DPBC10000098-1	4-1/1
1	ABSOLUTE MAXIMUM RATINGS	DPBC10000098-1	5-1/1
2	OPTICAL CHARACTERISTICS	DPBC10000098-1	6-1/2 - 6-2/2
3	ELECTRICAL CHARACTERISTICS	DPBC10000098-1	7-1/2 - 7-2/2
4	BLOCK DIAGRAM	DPBC10000098-1	8-1/1
5	INTERFACE PIN ASSIGNMENT	DPBC10000098-1	9-1/6 - 9-6/6
6	TIMING DIAGRAMS OF INTERFACE TIMING	DPBC10000098-1	10-1/3 - 10-3/3
7	DIMENSIONAL OUTLINE	DPBC10000098-1	11-1/1

The information described in this technical specification is tentative and it is possible to be changed without prior notice.

Hitachi Displays, Ltd.	Sh. No.	DPBC10000098-1	Page	1-1/1	
------------------------	------------	----------------	------	-------	--

RECORD OF REVISION The upper section: Refore revision

Date The lower section: After revision Summary Sheet No. Page Sheet No. Page		The upper section: Before revision		Cummany				
Sheet No. Page	Date	The lower section: After revision		Summary				
		Sheet No.	Page					
Hitachi Displays, Ltd. Date Mar. 29, 2011 Sh. DPBC10000098-1 Page 2-1/1	Hitachi Dienl	avs Ltd Data Mar 20 20						

<u>APPLICATION</u>

In the case of applying this product for such as control and safety device of transportation facilities (airplane, train, automobile, ship, etc), equipments aiming for rescue and security, and the other safety related devices which should secure higher reliability and safety, please make it sure that proper countermeasure such as fail-safe functions and enough system design for the protection are mandatory.

Please do not apply this product for equipments or devices which need exceedingly high reliability, such as aerospace applications, telecommunication facilities (trunk lines), nuclear related equipments or plants, and critical life support devices or applications. Usage style of this product is limited to Landscape mode. Optical characteristics mentioned in this spec. sheet is applied for only initial stage after delivery, and the characteristics will be changed by long time usage. Reliability of this product is secured as normal office use.

Hitachi Displays, Ltd. | Date | Mar. 29, 2011 | Sh. | DPBC10000098-1 | Page | 3-1/1



DESCRIPTION

The following specifications are applied to the following 17inch WXGA IPS-Pro-TFT module.

Note: The LED driver for the backlight unit is built in this module.

Product Name: TX43D90VM0BAA

GENERAL SPECIFICATIONS

Effective Display Area : $(H)369.60 \times (V)221.76$ [mm]

Number of Pixels : $(H)1,280 \times (V)768$ [pixels]

Pixel Pitch : $(H)0.28875 \times (V)0.28875$ [mm]

Color Pixel Arrangement : R + G + B Vertical Stripe

Display Mode : Transmissive Mode

Normally Black Mode

Top Polarizer Type : Anti-glare (Surface hardness: 2H)

Number of Colors : 16,777,216 colors

Color Reproducibility : NTSC-Ratio 72%

Viewing Angle Range : Super Wide Version

(Horizontal & Vertical : 170° , $CR \ge 10$)

Input Signal : 1-channel LVDS (LVDS: Low Voltage Differential Signaling)

Back Light : Edge Light Type with White LED

External Dimensions : $(H)400 \times (V)258 \times (t)22.0 \text{ [mm]}$

Weight : Typ. (1,700) [g]

RoHS : Compliance

Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	4-1/1
------------------------	------	---------------	------------	----------------	------	-------



1. ABSOLUTE MAXIMUM RATINGS

1.1 ELECTRICAL ABSOLUTE MAXIMUM RATINGS

Item	Oper	ating	Sto	rage	Unit	Note
Item	Min.	Max.	Min.	Max.	Onit	Note
Temperature	0	50	-20	-20 60		1)
Humidity	2	2)	2)		%RH	1)
Vibration	_	4.9 (0.5G)	_	9.8 (1.0G)	$\mathrm{m/s}^2$	3)
Shock	_	29.4 (3G)	_	294 (30G)	m/s	4)
Corrosive Gas	Not Acc	eptable	Not Acceptable		_	_
Illumination at		50,000		50,000	lx	
LCD Surface	_	50,000	_	50,000	IA	

Notes 1) Temperature and Humidity should be applied to the center glass surface of TFT-LCD module, not to the system installed with a module.

The temperature at the center of rear surface should be less than 60°C on the condition of operating. Function of module is guaranteed in above operating temperature range, but optical characteristics is specified for only 25°C operating condition.

- 2) Ta \leq 40°C Relative humidity should be less than 85%RH max. Dew is prohibited. Ta > 40°C Relative humidity should be lower than the moisture of the 85%RH at 40°C.
- 3) Frequency of the vibration is between 15Hz and 50Hz. (Remove the resonance point)
- 4) Pulse width of the shock is 3 ms.

1.2 ELECTRICAL ABSOLUTE MAXIMUM RATINGS

(1) TFT-LCD Module

 $V_{SS}=0V$

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	$V_{ m DD}$	0	6.5	V	
Differential signal input voltage	$ m V_{IL}$	0	3.4	V	1)
Input Voltage for logic	$V_{\rm I}$	-0.3	5.0	V	2)
Electrostatic Dunchility	$ m V_{ESD0}$	±1	.00	V	3),5)
Electrostatic Durability	$ m V_{ESD1}$	±	-8	kV	4),6)

Notes 1) It is applied to LVDS signal.

- 2) It is applied to except LVDS signal.
- 3) Discharge Coefficient: 200p F-0
Ω, Environmental: 25°C-70% RH
- 4) Discharge Coefficient: 200pF-250 Ω , Environmental: 25°C-70%RH
- 5) It is applied to I/F connector pins.
- 6) It is applied to the surface of a metallic bezel and a LCD panel.

(2) Back-Light

Vss=0V

Item	Symbol	Min.	Max.	Unit	Note
Input Voltage	$V_{\rm IN}$	0	(15.0)	V	
ON/OFF Control Input Voltage	ON/OFF	0	5.0	V	
Analog Dimming Signal Voltage	$V_{ m BC}$	0	3.6	V	1)
PWM Dimming Signal Voltage	PWM	0	5.5	V	1)

Notes 1) These signals can't input at the same time.

Hitachi Displays, Ltd. Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	5-1/1	
-----------------------------	---------------	------------	----------------	------	-------	--



2. OPTICAL CHARACTERISTICS

The following optical characteristics are measured when the LCD is set alone (apart from driving circuits and monitor cabinets) and under stable conditions. It takes about 30 minutes to reach stable conditions. The measuring point is the center of display area unless otherwise noted.


 $\label{eq:measuring equipment: KONICA MINOLTA: CS-2000 or equivalent.}$

Ambient Temperature =25 \pm 3°C, V_{DD} =5.0V, f_V =60Hz, Vin=12V

Item	1	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast	Ratio	CR		700	1000	_		2)
Response	Rise	ton		_	(12)	(25)	ms	3)
Time	Fall	toff		_	(13)	(25)	ms	3)
Brightness	of white	Bwh		(330)	(400)		cd/m ²	_
Brightness u	niformity	Buni		75			%	4)
	Red	X	$\theta = 0$ °	(0.62)	(0.65)	(0.68)		
	neu	У	1)	(0.31)	(0.34)	(0.37)		
Color	Green	X		(0.30)	(0.33)	(0.36)		
Chromaticity	Green	У		(0.60)	(0.63)	(0.66)	_	Gray scale
(CIE)	Blue	X		(0.12)	(0.15)	(0.18)		= 255
	Diue	У		(0.02)	(0.05)	(0.08)		
	White	X		(0.28)	(0.31)	(0.34)		
	willte	У		(0.30)	(0.33)	(0.36)		


Hitachi Displays, Ltd. Date Mar. 29, 201	Sh. No.	DPBC10000098-1	Page	6-1/2	
--	------------	----------------	------	-------	--






2) Definition of Contrast Ratio (CR) $CR = \frac{\text{(Luminance at displaying WHITE)}}{\text{(Luminance at displaying BLACK)}}$

3) Definition of Response Time



4) Definition of Brightness Uniformity



Display pattern is white (255 level). The brightness uniformity is defined as the following equation. Brightness at each point is measured, and average, maximum and minimum brightness is calculated.

$$Buni = \left(\frac{Bmin}{Bmax}\right) \times 100$$

$$where, Bmax = Maximum brightness$$

$$Bmin = Minimum brightness$$

Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	6-2/2




3. ELECTRICAL CHARACTERISTICS

3.1 TFT-LCD MODULE

Ta=25°C, V_{SS} =0V

Item	Symbol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage	!	$V_{ m DD}$	4.5	5.0	5.5	V	_
Power Supply Current		${ m I}_{ m DD}$	_	0.65	0.85	A	1),2),3)
Differential Input Voltage	High	V_{IH}	_	_	+100	mV	VCM=1.2V
For LVDS Receiver Threshold	Low	$ m V_{IL}$	-100	_	_	mV	VCM=1.2V
Frame Frequency		f_{V}	55	60	65	Hz	4)
One line scanning Frequency		$\mathrm{f_H}$	44.8	47.1	52.3	kHz	4)
DCLK Frequency		$ m f_{CLK}$	65	66	73	MHz	4)

Notes 1) DC current at $f_{V}\!\!=\!\!60Hz,\,f_{CLK}\!\!=\!\!66MHz$ and $V_{DD}\!\!=\!\!5.0V$



- 2) As this module contains fuse (1.6A), prepare current source that is enough for cutting current fuse (larger than 4.0A) or set a protection circuit when a trouble happens.
- 3) The picture on maximum current is white picture.
- 4) When at low frequency drive, flicker may appear on screen. Therefore, please verify the flicker level before system design.

Hitachi Displays, Ltd. Date Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	7-1/2
---	------------	----------------	------	-------



3.2 BACK LIGHT

Ta=25°C


Item		Symbol	Min.	Тур.	Max.	Unit	Note
Input Voltage		$V_{\rm IN}$	10.8	12.0	13.2	V	_
Input Current		I_{IN}	_	(1.3)	_	A	—
ON/OFF	ON	ON/OFF	2.5	_	5.0	V	B/L=ON
Control Voltage	OFF	ON/OFF	0	_	0.8	V	B/L=OFF
Brightness Control	Voltage	V_{BC}	1.0	_	3.6	V	1), 2)
PWM dimming signs	al	PWM High	2.5	_	5.0	V	3)
Input Voltage		Low	0	_	0.8	V	
PWM Frequency		PWMf	140	150	160	Hz	

Dimensions in parentheses are reference value.


- Notes 1) As for V_{BC} , it is recommendable to use more than 1.0V. If V_{BC} is set less than 1.0V in which brightness becomes less than 20% to the maximum, display image may look unstable since relative change of brightness tends to become large by the slight drift of V_{BC} .
 - 2) Brightness rises almost linearly by increasing the V_{BC} in less than 3.0V. However, brightness is saturated when V_{BC} exceeds 3.0V.
 - 3) Brightness is almost proportional to the on-Duty ratio of PWM signal input.

Hitachi Displays, Ltd. Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	7-2/2	
-----------------------------	---------------	------------	----------------	------	-------	--





(2) Back Light Unit



Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh.	DPBC10000098-1	Page	8-1/1
			NO.			



5. INTERFACE PIN ASSIGNMENT

5.1 TFT-LCD MODULE


CN1: JAE: FI-X30SSLA-HF or Equivalent

(Matching connector: JAE: FI-X30HL or FI-X30C2L-NPB or Equivalent)

Pin No.	Symbol	Function	Note
1	VDD		
2	VDD	Down Cumber (15 OV)	4)
3	VDD	Power Supply (+5.0V)	4)
4	VDD		
5	VSS		
6	VSS	GND (0V)	1)
7	VSS	GND (0V)	1)
8	VSS		
9	TEST1	Test Pin (OPEN)	3)
10	TEST2	Test Pin (OPEN)	3)
11	VSS	GND (0V)	1)
12	RX0-	Pixel Data	2)
13	RX0+	Fixel Data	2)
14	VSS	GND (0V)	1)
15	RX1-	Pixel Data	2)
16	RX1+	r ixei Data	۵)
17	VSS	GND (0V)	
18	RX2-	Pixel Data	1)
19	RX2+	r ixei Data	
20	VSS	GND (0V)	1)
21	CLK-	-Pixel Clock	2)
22	CLK+	1 IACI CIUCK	۵)
23	VSS	GND (0V)	1)
24	RX3-	Pixel Data	2)
25	RX3+	i ixei Data	۵)
26	VSS	GND (0V)	1)
27	AMODE	LVDS Mode Select	5)
28	TEST3	Test Pin (OPEN)	3)
29	TEST4	Test Pin (OPEN)	3)
30	VSS	GND (0V)	1)

Notes 1) All Vss pins should be grounded.

- 2) RXn- and RXn+ (n=0,1,2,3), CLK- and CLK+ should be wired by twist-pairs or side-by-side FPC patterns, respectively.
- 3) Please keep open. HITACHI test only.
- 4) All V_{DD} pins should be connected to +5.0 V (typ.).
- 5) Please refer to page 9-4/6 "LVDS interface" for LVDS data mapping.
- 6) Pin assignment is as follows.



Hitachi Displays, Ltd. | Date | Mar. 29, 2011 | Sh. | DPBC10000098-1 | Page | 9-1/6




5.2 BACK-LIGHT UNIT

CN2: TARNG YU Enterprise: TU2001WNR-12S or Equivalent
(Matching connector: JST: PHR-12 or TARNG YU Enterprise: TU2001HNO-12)

	0	<u> </u>	
Pin No.	Symbol	Description	Note
1	$V_{\rm IN}$		
2	$V_{\rm IN}$	Power Supply (typ. 12.0V	1)
3	$V_{\rm IN}$	rower Supply (typ. 12.0)	1)
4	$V_{\rm IN}$		
5	ON/OFF	High: Backlight ON, Low: Backlight OFF	4)
6	$ m V_{SS}$	GND (0V)	2)
7	$ m V_{SS}$	GND (0V,	۵)
8	V_{BC}	Brightness Control Signal	5),6)
9	PWM	PWM Dimming Signal	3),6)
10	NC	NC	7)
11	$ m V_{SS}$	GND (0V)	2)
12	$ m V_{SS}$	GIVD (UV)	4)

Notes


- 1) V_{IN} pins should be connected to +12.0V (Typ.).
- 2) $V_{\rm SS}$ pins should be grounded. The metal bezel is internally connected to GND.
- 3) High level: 2.5 \sim 5.0V, Low level: 0 \sim 0.8V
- 4) High level: $2.5 \sim 5.0 \text{V}$, Low level: $0 \sim 0.8 \text{V}$
- 5) Input Voltage : $1.0 \sim 3.6 \text{V}$ DC (Brightness becomes maximum at 3.3 + 0.3 V.)
- 6) These signals should not be inputted simultaneously. i.e. when the PWM signal is to be inputted, please set the terminal of V_{BC} to NC. Or when the V_{BC} signal is to be inputted, please set the PWM terminal to NC.
- 7) Please keep open.
- 8) Pin assignment is as follows.



(Figure from top-view)

Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	9-2/6	
------------------------	------	---------------	------------	----------------	------	-------	--

BLOCK DIAGRAM OF INTERFACE



Receiver: Equivalent of THC63LVDF84B by THine

 $R0\sim7$: R data $G0\sim7$: G data $B0\sim7$: B data

 $DTMG \quad : Display \ timing \ data$

Notes 1) The system must have a LVDS transmitter to drive a module.

2) The impedance of LVDS cable shall be about 100 ohms per twist-pair line when it is used differentially.

Hitachi Displays, Ltd. Date Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	9-3/6	
---	------------	----------------	------	-------	--




LVDS INTERFACE

27pin	Ciomal	Т	'ransmitter	Interface Co	onnector		Receiver	TFT Control
AMODE	Signal	Pin	Input	System Device	TFT Module	Pin	Output	Input
	R0 (LSB)	51	TxIN0			27	RxOUT0	R0 (LSB)
	R1	52	TxIN1			29	RxOUT1	R1
	R2	54	TxIN2	Tx OUT0+	Rx IN0+	30	RxOUT2	R2
	R3	55	TxIN3			32	RxOUT3	R3
	R4	56	TxIN4			33	RxOUT4	R4
	R5	3	TxIN6	Tx OUT0-	Rx IN0-	35	RxOUT6	R5
	G0 (LSB)	4	TxIN7			37	RxOUT7	G0 (LSB)
	G1	6	TxIN8			38	RxOUT8	G1
	G2	7	TxIN9			39	RxOUT9	G2
	G3	11	TxIN12	Tx OUT1+	Rx IN1+	43	RxOUT12	G3
	G4	12	TxIN13			45	RxOUT13	G4
	G5	14	TxIN14			46	RxOUT14	G5
	B0 (LSB)	15	TxIN15	Tx OUT1-	Rx IN1-	47	RxOUT15	B0 (LSB)
	B1	19	TxIN18			51	RxOUT18	B1
=L (GND)	B2	20	TxIN19			53	RxOUT19	B2
-L (GIVD)	В3	22	TxIN20			54	RxOUT20	В3
	B4	23	TxIN21	Tx OUT2+	Rx IN2+	55	RxOUT21	B4
	DCLK	24	TxIN22			1	RxOUT22	B5
	RSVD 1)	27	TxIN24			3	RxOUT24	Not use
	RSVD 1)	28	TxIN25	Tx OUT2-	Rx IN2-	5	RxOUT25	Not use
	DTMG	30	TxIN26			6	RxOUT26	DTMG
	R6	50	TxIN27			7	RxOUT27	R6
	R7 (MSB)	2	TxIN5			34	RxOUT5	R7 (MSB)
	G6	8	TxIN10	Tx OUT3+	Rx IN3+	41	RxOUT10	G6
	G7 (MSB)	10	TxIN11			42	RxOUT11	G7 (MSB)
	B6	16	TxIN16			49	RxOUT16	B6
	B7 (MSB)	18	TxIN17	Tx OUT3-	Rx IN3-	50	RxOUT17	B7 (MSB)
	RSVD 1)	25	TxIN23	m	72 07 77 77 7	2	RxOUT23	Not use
	DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DCLK

27pin	Signal		'ransmitter	Interface Co			Receiver	TFT Control
AMODE	Ü	Pin	Input	System Device	TFT Module	Pin	Output	Input
	R2	51	TxIN0			27	RxOUT0	R2
	R3	52	TxIN1			29	RxOUT1	R3
	R4	54	TxIN2	Tx OUT0+	Rx IN0+	30	RxOUT2	R4
	R5	55	TxIN3			32	RxOUT3	R5
	R6	56	TxIN4			33	RxOUT4	R6
	R7 (MSB)	3	TxIN6	Tx OUT0-	Rx IN0-	35	RxOUT6	R7 (MSB)
	G2	4	TxIN7			37	RxOUT7	G2
	G3	6	TxIN8			38	RxOUT8	G3
	G4	7	TxIN9			39	RxOUT9	G4
	G5	11	TxIN12	Tx OUT1+	Rx IN1+	43	RxOUT12	G5
	G6	12	TxIN13			45	RxOUT13	G6
	G7 (MSB)	14	TxIN14			46	RxOUT14	G7 (MSB)
	B2	15	TxIN15	Tx OUT1-	Rx IN1-	47	RxOUT15	B2
	B3	19	TxIN18			51	RxOUT18	B3
=H (3.3V)	B4	20	TxIN19			53	RxOUT19	B4
-11 (3.5 V)	B9	22	TxIN20			54	RxOUT20	B5
	B6	23	TxIN21	Tx OUT2+	Rx IN2+	55	RxOUT21	B6
	B7 (MSB)	24	TxIN22			1	RxOUT22	B7 (MSB)
	RSVD 1)	27	TxIN24			3	RxOUT24	Not use
	RSVD 1)	28	TxIN25	Tx OUT2-	Rx IN2-	5	RxOUT25	Not use
	DTMG	30	TxIN26			6	RxOUT26	DTMG
	R0 (LSB)	50	TxIN27			7	RxOUT27	R0 (LSB)
	R1	2	TxIN5			34	RxOUT5	R1
	G0 (LSB)	8	TxIN10	Tx OUT3+	Rx IN3+	41	RxOUT10	G0 (LSB)
	G1	10	TxIN11			42	RxOUT11	G1
	B0 (LSB)	16	TxIN16			49	RxOUT16	B0 (LSB)
	B1	18	TxIN17	Tx OUT3-	Rx IN3-	50	RxOUT17	B1
	RSVD 1)	25	TxIN23			2	RxOUT23	Not use
	DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DCLK
				TxCLK OUT-	RxCLK IN-			

Note 1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	9-4/6	



No.

RELATIONSHIP BETWEEN DISPLAY COLORS AND INPUT SIGNALS

	Input data				R d	ata							G d	lata				B data							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	B4	ВЗ	B2	B1	В0
Color		MSI	3						LSB	MSB LSB							MSI	В					-	LSB	
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	÷	:	:	:		:	:	:		:	:		:	:	:	:	:		:	:	:	:	:	:	÷
	:	:	:	:		:	:	:		:	:	::	:	:	:	:	:		:	:	:	:	:	:	:
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	i i	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	÷
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	÷
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Notes 1) Definition of gray scale: Color (n)


n indicates gray scale level. Higher n means brighter level.

2) Data signals: 1: High, 0: Low

Hitachi Displays, Ltd. Date Mar. 29, 2	Sh. No.	DPBC10000098-1	Page	9-6/6	
--	---------	----------------	------	-------	--

6. TIMING DIAGRAMS OF INTERFACE TIMING


6.1 LVDS RECEIVER TIMING (Interface of TFT module)



	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	$1/t_{ m CLK}$	65	66	73	MHz	
RinX	0 data position	$ m t_{RP0}$	$1/7 t_{CLK}$ -0.29	$1/7t_{\rm CLK}$	$1/7t_{CLK}$ +0.29		
(X=0,1,2)	1st data position	$\mathrm{t_{RP1}}$	-0.29	0	+0.29		
	2nd data position	${ m t_{RP2}}$	$6/7t_{CLK}$ -0.29	$6/7t_{\rm CLK}$	$6/7t_{CLK} + 0.29$		
	3rd data position	${ m t_{RP3}}$	$5/7t_{CLK}$ -0.29	$5/7t_{\rm CLK}$	$5/7t_{CLK} + 0.29$	ns	
	4th data position	$\mathrm{t_{RP4}}$	$4/7t_{CLK}$ -0.29	$4/7t_{\rm CLK}$	$4/7t_{CLK}$ +0.29		
	5th data position	$ m t_{RP5}$	$3/7t_{CLK}$ -0.29	$3/7t_{\rm CLK}$	$3/7t_{CLK} + 0.29$		
	6th data position	$ m t_{RP6}$	$2/7t_{CLK}$ -0.29	$2/7t_{\rm CLK}$	$2/7t_{CLK}$ +0.29		

Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	10-1/3








	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Cycle time	${ m t_{CLK}}$	13.7	15.1	15.4	ns	
	Duty	D	0.35	0.5	0.65	-	
DTMG	Horizontal period	$\mathrm{T_{H}}$	1396	1406	1450	${ m t_{CLK}}$	
	Horizontal width-Active	$\mathrm{T_{HD}}$	1280	1280	1280	${ m t_{CLK}}$	
	Vertical period	T_{V}	773	783	825	$\mathrm{T_{H}}$	
	Vertical width-Active	T_{VD}	768	768	768	T_{H}	
	Frame frequency	f_{V}	55	60	65	Hz	
		<u> </u>					

Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	10-2/3

6.3 TIMING BETWEEN INTERFACE SIGNALS AND POWER SUPPLY

Power supply voltage V_{DD}



Timing of power supply voltage and input signals should be used under the following specifications.

		1				
Hitachi Displays, Ltd.	Date	Mar. 29, 2011	Sh. No.	DPBC10000098-1	Page	10-3/3

②

Global LCD Panel Exchange Center

